COURSE OBJECTIVES

- To present the fundamentals of digital circuits and simplification methods.
- To practice the design of various combinational digital circuits using logic gates.
- To bring out the analysis and design procedures for synchronous and asynchronous Sequential circuits
- To learn integrated circuit families.
- To learn integrated circuit families.
- · To introduce semiconductor memories and related technology

UNIT I BASIC CONCEPTS

Review of number systems-representation-conversions, Review of Boolean algebra- theorems, sum of product and product of sum simplification, canonical forms min term and max term, Simplification of Boolean expressions-Karnaugh map, completely and incompletely specified functions, Implementation of Boolean expressions using universal gates, Tabulation methods.

UNIT II COMBINATIONAL LOGIC CIRCUITS

Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders, Binary Parallel Adder - Carry look ahead Adder, BCD Adder, Magnitude Comparator, Decoder, Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and logic unit, Parity Generator/Checker, Seven Segment display decoder.

UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS

Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of clocked sequential circuits – Design - Moore/Mealy models, state minimization, state assignment,lock - out condition circuit implementation - Counters, Ripple Counters, Ring Counters, Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time clock.

UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS

Stable and Unstable states, output specifications, cycles and races, state reduction, race free assignments, Hazards, Essential Hazards, Fundamental and Pulse mode sequential circuits, Design of Hazard free circuits.

UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES

Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL, TTL, ECL, CMOS - Comparison of Logic families - Implementation of combinational logic/sequential logic design using standard ICs, PROM, PLA and PAL, basic memory, static ROM, PROM, EPROM, EPROM EAPROM.

45 PERIODS

30 PERIODS

PRACTICAL EXERCISES

Design of adders and subtractors & code converters.

- 2. Design of Multiplexers & Demultiplexers.
- 3. Design of Encoders and Decoders.
- 4. Design of Magnitude Comparators
- 5. Design and implementation of counters using flip-flops
- 6. Design and implementation of shift registers.

COURSE OUTCOMES

At the end of the course the students will be able to

- CO1: Use Boolean algebra and simplification procedures relevant to digital logic.
- CO2: Design various combinational digital circuits using logic gates.
- CO3: Analyse and design synchronous sequential circuits.
- CO4: Analyse and design asynchronous sequential circuits. .
- CO5: Build logic gates and use programmable devices

TOTAL:75 PERIODS

TEXTBOOKS

M. Morris Mano and Michael D. Ciletti, 'Digital Design', Pearson, 5th Edition, 2013.(Unit – I-V)
 REFERENCES

- 1. Charles H. Roth, Jr, 'Fundamentals of Logic Design', Jaico Books, 4th Edition, 2002.
- 2. William I. Fletcher, "An Engineering Approach to Digital Design", Prentice- Hall of India, 1980.
- 3. Floyd T.L., "Digital Fundamentals", Charles E. Merril publishing company, 1982.
- 4. John. F. Wakerly, "Digital Design Principles and Practices", Pearson Education, 4th Edition, 2007.

Scanned by TapScanner

Review of Number Systems

Numeral system is a writing system for expressing numbers, that is, a mathematical notation for representing numbers of a given set, using digits or other symbols in a consistent marrier. The same sequence of symbols may represent different numbers in different numeral systems.

Number system plays an important role in digital systems. Number system is a mathematical object used to count label and measure the task performed by the logic function.

- 1. Decimal Number System
- 2. Binary Number System
- 3. Octal Numbon System
- 4. Hexadecimal Number system

Newsper Sudden Barresine Decimal Number Spicer Les wanters with apply and you recorne as assimal universal states on 23 mg also called as been so system. " Decision white shipping pers on 302202 3 10 [[63]. * Each of the sen decimal digits, others F. 1323 2 1-300 Value or weight depending on 15 paridion. + The weights are units tens, hundrals, thousands and so on ... Ex (255)10 (326-45)10 1 1 3x10° 1 15 X10 6×100

Scanned by TapScanner

Binosus 1 Harrows Systems A rumber 39,000 trus 2000 tolly true digits o and I in called a birrory runnbon 34322m. The birosy 1422m in also called a base too system. 7 7 1 (34 mbo) rumbon o and 1 2002 אוששער שא ליונים * The weight or plane value of each position Care of passed for the to power 年2 72,2,23,---]-Ez: (1010), (1011-1110)2 1011-1110

Scanned by TapScanner

Distribution By the The restant sylver with whe sylve からはい つ、1、2、3、4、5、4 のかの ア 山 にかしのの かの からか rumber system. It is also talked no design eight system * 30 10 5 第一台市 台河西湖 中国中山西湖 320 七年 suprimerial by stall removes [] [] * The weight or plant walne of some polition the business in inset a pourt £ 8 8°, 8, 8°, ---(634)8 (172-23)

Scanned by TapScanner

Hexadecimal Number System

A number system that uses sisteen digits 0,1,2,3,4,5,6,7,8,9,A,B,C,D and E is thrown as heradecimal number system. It is also called as base sixteen system.

* sets of 4-bit binary numbers ear be represented by heradocimal number [1010 2011,]

* The weight or place value of each parition can be represented in terms of power of 16 [16°, 16', 16', --].

10 - A - 1010 12 - 1100 - E 14 - D - 111011 - B - 1011 12 - 1101 - D 15 - E - 1111

(943)₁₆
943
16
-4x16
-9x16

(723.15)16 723.15)16 723.15 1×16' 2×16' 2×16' 2×16'

Number System - Consumbions Decimal in Binary, Octal and Haradesieral Conversions convent the following decimal numbers to Binary, Octal and Heradecimal numbers. 1) (455)10 11) (256-22) * The conversion of decimal is any sumbers by dividing the occirnal number with the gaspactive rumbon 343 sam. Decimal to Binary (455)10 Bo+ tom

(256-22) · 22×2 = 0-44 - 44 × 2 = 0-88 *88×2=176 = 76 = 2 = 1-52 (256.22)=(10000000000000000)2 Decimal to Octal (455)10 8 56 - 7 (455)10 = (707) Integen ii) (256.22) 10 · 22 ×8 =)-76 .76 x8 = 6.08 8 256 -08 ×8 = 0-64 8 32 -0 -64 ×8 = 5-12 (256-27)10 = (400- 1605)

Scanned by TapScanner

245 4 1 35 2234 Section 1) [455) 14 455 14 28 -7 -12(2) (455) = (127) 1) 1256-22 16 256 16 16 -0 · 52 x 1 = 3-32 - 32 x 6= 5- 2 - 12 X E = 1-72 256-22)10 = (100-3851)

Binary to Decimal, Octal and Hexadecimal Conversion

by multiplying the binary rumber with binary number system along with each positional weight or place value [2°, 2', 2°, -].

convert the following binary number to decimal, octal and heradecimal. i)(11101) 2 ii)(100010.011)2

Binary to Decimal


1) (11101)2


$$\begin{vmatrix}
1 & 1 & 1 & 2 & 2 & 1 \\
0 & 1 & 2 & 2 & 2 & 2 \\
1 & 1 & 2 & 2 & 2 & 2 & 2
\end{vmatrix}$$

$$\begin{vmatrix}
1 & 1 & 2 & 2 & 2 & 2 & 2 \\
1 & 1 & 2 & 2 & 2 & 2
\end{vmatrix}$$

$$\begin{vmatrix}
1 & 1 & 2 & 2 & 2 & 2 & 2 \\
1 & 2 & 2 & 2 & 2
\end{vmatrix}$$

 $(11101)_2 = (29)_0$





Scanned by TapScanner

```
Binany to Haradorinal
1) (11101)2
   * The hexadocimal number is a set of 4-bit
     binary rumber
   * : Split the given binary number into
      4-bit from right side
    11101 => 0001 1101
    (11101)2 = (12)16
11) (100010.011),
                       (---)
  1000010-011 => 1000010-011
                   0010 0010 - 0110
                   2 2 6
 (100010.011) = (22.6) 16
```

Octal to Decimal, Binary and Hexadecimal Conversion Convert the following octal number to decimal, i) (\$5) 8 (ii) (42.7)8

(35) 8 (35)8 = (29)10 11) (42-3)8 42.5 3×8 = 0.375 2x8° = 2.000 4X8 = \$2.000 34.375 (42.3)8= (34.375)

Octal to Binary * Octal numben is a set of \$-bit binary number * Therefore each digit in on octal number consists of 3-bits of binary number i) (五五) 8 3 5 => 011 5 (35) = (011101) 2 11) (42-5)8 72.7=)100010.011 $(42.3)_8 = (100010.011)_2$

Debal de Haradacional * Those is no direct conversion be super octal to hazadacimal and hexaderimal to actal * 30, convert de octal rumbon do binary and than convert binary to hexaderimal 3) (35)8 3 5 0 11101 -> octal to binary 01/101 => 0/210/ > birrary do haxa-decimal 0001 1101 $(35)_8 = (12)_{16}$ 11) (42-3)8 72.3 => 100010.011 1000010.011 = 2-100010.011-0019 0010 0110 (42.3)₈ = (22.6)₁₆

Hazadarimal to Jacimal, Binary and Octal Conversion Convert the following hoxadesimal rumbon to decimal, binary and octal. i) (12), ii) (22.6),6 Hexadecimal to Decimal i) (1 D)16 -(D) 13 × 16° = 13 1 × 16' = 16 (1 D) = (29),0 11) (22.6)6 22.6 $6 \times 16^{-1} = 0.375$ 2×16° = 2.000 -2 x 16 = 52.000 34.375 (22.6)16 = (34-375),0

Heradecimal & Binary i) (1 2)16 * Hexadecimal is a set of 4-bit binary number * Thorne fore each digit in a hoxaderimal has 4-bits of binary number 1 D = 0001 1101(12) = (00011101)₂ 11) (22.6)16 $22.6 \Rightarrow 00100.010.0110$ $(22.6)_{16} = (00100010.0110)_{2}$

```
Hexadecimal to Octal
     * Thene is no direct convension between
       hexaderimal to actal
     * 30, convent the hexadecimal number to
      binary and then convent binary to octal
    () D) 16
      1 D => 0001 1101 -> hexaderimal to
    00011101 =>-00011101 -> binary to actal
                  000011101
      (1D)16 = ($5)8
11) (22-6)16
     22.6 =) 0010 0010 . 0110
  00100010.0110=0-00100010.0110.0110-
                    200 100 010 011 000
                     9 4 3 3 0 mm
    (22-6)10 = (42.2)8
```

Review of Boolean Algebra Boolean algebra is a branch of mathematics that deals with openations on legical values

with birary variables

- * The Boolean variables are represented as binary numbers to represent trult (state):

 1 = Irue (ON/High) and 0 = false (OFF/Low).
- * Elementary algebra deals with numerical openations whereas 1300 han algebra deals with logical openations.
- * Elementary algebra is expressed using basic mathematical functions such as addition, subtraction, multiplication and division whereas Boolean algebra is expressed using basic notations such as conjunction, disjunction and negation.
- * Boolean algebra is used to simplify the design of legic cinemits. But this method involves lengthy mathematical operations.

Boolean Logic Openations

Boolean function is an algebraic expension formed using binary constants, binary variables and basic operation symbols.

Basic logical operations include the AND function (logical multiplication), the or function (logical complements addition) and the NOT function (logical complements).

Boolson function can be convented into a logic diagram composed of the AND, OR and NOT (inventor) gates.

t. Logical AND Openation

The logical AND operation of two Boolean variables A and B, given as $y = A \cdot B$. The common symbol for this operation is the multiplication signi.).

The result of the AND operation on the variables

A and B is logical o' for all cases, except when both

A and B are logical 1. Usually, the dot denoting the

AND function is omitted and A.B is written as AB.

Inpu	L	Outout				
A	B	Y = A.B				
0	0	0				
0		0				
1	0	0				
-	STREET, STREET,	THE RESERVE AND THE PARTY NAMED IN				

The logical or operation between two Exchan variables A and E, gives as y = A + B. The common symbol used for this logical addition operation is the plus sign(+). The negation of the or operation on the variables A and E is logical 1 when A or B (or both A, B) we logical 1.

Tr	ipuls	Oudpul					
A	B	Y=A+B					
0	0	0					
1	0	1					

The logical inverse operation converts the logical to the logical o and vice versa. This method is also called the NOT operation. The symbol used for this operation is a bar (-) over the function or the variable.

Input	Output				
A	Y = A				
0	1				
1	0				

Several notations, such as adding an asterishmo, a stan (*), prime (), etc over the variable, are used to indicate the Not operation. "Not A" or the complement of is suppresented by A.

Basic Laws of Boolean Algebra

Logical operations can be expressed and minimized mathernatically using the rules, laws and theorems of Boolean algebra. It is a convenient and systematic mothed of expressing and analyzing the operation of digital circuits and systems.

Boolean algebra uses binary anothrostic variables which have two distinct symbols o and i. These are called levels or states of logic.

* Binary & represents - High Level

* Binary o represents - Low Level

There basic laws of 1300 lean algebra,

1. Commutative Law

2. Associative Law

7. Distributive Law


Commutative law

1. A+B= B+A

2. A.B = B.A


According to this property, the order of the OR and AND operation conducted on the variables makes no difference.


	P9200	£:		A-13	-	13 · A					,
		A	B	A-B				A	B	B-A	
	-	0	0	0				0	0	0	
		0	1	0		_		0	1	0	
		1	0	0				1	0	0	
		1	1	1				1	1)	
			At	13		3+A					
		A	B	A+B			A	B	BH	+A	
		0	0	0			0	0	(5	
		0	1	l			0	1		1	
		1	0	1			1	0			
						L		1 1	,		
A	330C	iad	ive	Law							
1. A+(B+C) = (A+B)+C											
2. A.(B.C) = (A.B).C											
	Acc	ond	lina	to the	in O	, .	L	1		1-00	
in what order the variables are grouped during											
JR.	0 0	1 0	0100	1 VND	Varue.	abyos	070	gno	upod	durin	9
The OR/AND operation of several variables. A + (B+c) = (A+B)+c											
	A	3 0	- B	tc At	(B+c)		T	AB	TCI	A+B (A+E	40
	0 0		0 0		0			00	0	0 0	
	0 0				1			00	1	0 1	
	0 1		1					0 1	0	1	
		1 38						4			




Scanned by TapScanner


with each of the several variables and then the AND operation of the surns. According to proporty 2, the 'or operation of several variables and then the 'AND operation of the result with a single variable is aquivalent to the 'AND' operation of the single variable with each of the several variables and then the 'OR' openation of the peroducts. Proof A+(13.C) = (A+B).(A+C) ABCB.CA+(B.C) ABCA+BA+C(A+B).










BE in positrolly on 4ND obandipure & on expansion Tridicates of decimal cope consumptions a de minima basically A product fundion in aidhon complemented or university + unitemplament 7 = (A+B) (B+C) (C+A) 1= (A+B+C)(A+C) openation & AND openations interested a sum of products outsousier, sin is colled a product of sums aspension. such as former courses no many busines mo, m, m, m, , m, , one suitis Laterian " and the princepass much B+ AC+ BC of a n-variable forcidan cun





the most common NAND and NOR gasas. given gate na towark can be desired by systematically specific system. Boolean Sogie expressions is very implification of sucurse substant bacouse it madures the hardware neguined to design a mateus degical dacisions. To avoiva at otherse decisions The gasting or Jogic national can be formed by interconnecting the OR, AND and NOT gates. parassing from the input to the autput of gases. Implementation of Boolean Expressions using Exclusive OR gata (E-OR), Exclusive NOR Boal oan algebra in used in describing and Logic gate in The Bookson Universal Gasas Sugic gatas was and OR, AND, NOT, basic gastes such as AND, OR an electronic concuit which arrother logic gastes which can be a of burgania courses bounding & a


















mediad is computed bossed sechnique for 2 parties of 1300 boson function and it is one usel known muchods so fundhan raduced by combining with any whom product or sure formers of other given business fundamental bound on the concept of prisons implicants. Prisons Variable Baston expression. Guira Michael I'm simplifies bushan aspression some she simplified implicant is a product or sum some, which comes madried which in used to visite interest the technique finisher purposion i mosto other four Оправной провод провод провод по заправно Hannough map and Guira 1911 (Sunhay madeus in a sabulan mothers Row supply formables. Land of the sound of the TABUS MOUNT METHOD implicants. This out that in complet broken supramo Gaira Mc Chushay washed


中国自己工作了一个日本的一个大学的一个大学 LAMEDINA TONAL DIRECTOR Combinational lysis comulate me comulate in which the output at any time depends upon the combination of the impact expects penasoral at that truspant only, and does not dapand upon any pass conditions. 15 x amplas 1. Addars 2. Subsmac Jors F. Componators 4 · Docoders 5. Encodors 6. Multiplexexs 7. Demultiplexers 8. Parity genesados 9. Parity Checkers 10. Code Conventers



Scanned by TapScanner

Trusty 74.14 0849441669 4 194411 446 34114 William Sty Some Control in a 1111611 1914 1919 19 1919 1919 1919 4 The own contain in a whom who has 3017425 070 "6" n Tra sum output in a salar but the inputs are " Fram the Inite souls * The corry outlook is a when but the ancouls one or A The count of a minute of the Input in "1 * The corony output in it when but the increase Case 1: A=0, B=0

Scanned by TapScanner




2457 7 16 752 Bridge in a construction of the second That profession substitute of market 1 Hall Babanasha 2. Full Subtraction Half Saldenster Holy substances in the Smellet ambinetical Japin cionait which performs the mitting the A 34 has Inout and two outsite * Treats - A, E (tun 15 mula 15 mum manu) * Outputs - Difference , Barren Block Diagnam Hall

Trush Table Cuspuss Impuls B Diamen Burrow Opanadion Case 1: A =0 , B =0 130880W = 0 Difference = 0-0 Casa 2: A=0 / B=1 130880W =1 Difference = 0-1 Case 8: A=1, B=0 Difference = 1-0 13001000 = 0 Case 4! A=1, B=1 Borrow = 0 Difference = 1-1 K-map Borrow Difference

Difference = AB+AB = ADB

Scanned by TapScanner

Borrow = AB




MULTIPLEXER

Multiplexan is a combinational lagic circuit that solects one digital information from several sources and transmits the selected information on a single output line.

Multiplexen is also called data selector since it selects one of many inputs and steery transmits the information to the output.

n select linas




Block Diagnam

The multiplexer has several data-input lines and a single output line. The selection of a particular input line is controlled by a set of selection lines. The selection lines decide the number of input lines of a particular multiplerer.

DEMULTIPLEXER

Demultiplexer is a combinational logic circuit that receives information on a single input and transmits the same information over one of several [27] output lines.

n-solect lines



Block Diagnam


The operation of de multiplex is opposite to the operation of multiplexer. The demultiplexer cincuit has one input signal, n-select signals and 2th output signals. The selection inputs determine to which output the data input will be connected.

As the serial data is changed to parallel

data, le., the Input caused to appear on one of the 2n output lines, the demeltiplemen is also called a distribution or a social to parallel convention.

DECODER

Tacodon is a combinational logic cinemit
that convents n-bit binary input (Information)
code into 2" output lines. Each output line
will be activated for only one of the possible
combinations of inputs.




Block Diagnam

Decodor is similar to demultiplexer but without any data input. In a decodor, the number of output is greater than the number of inputs. If the number of inputs and outputs are equal in a digital system then it can be called conventens.


ENCODER

Encoder is a combinational logic cincuit that convents an active input signal into a coded output signal. It performs the inverse operation output signal. It performs the inverse operation of a decoder.



It has 2" input lines, only one of which is active at any time and n-output lines. It encodes one of the active inputs to a coded binary output with 'n' bits.


In an encoder, the number of outputs is less than the number of inputs.



COMPARATOR Pringvilude Companied Magnifula companator in a contituetarial dople ement that companied the mappingheide of hun miriture and gorinnatur dunin nulation magnidudus as output. Supude = A, B , Oudpuble = A=B, A+B, A=B Wrights A - B Companion - A - B Outywas Black Dagmarn To implement the magnitude community, the Ex. Now galax and ANY godas one used. The EX-NOR gate can be used to find whathen the two binary digits are equal or rot, and the AND gadas and used to find whather a binary light in less dhan or greaton than another bit. * If A=B, other the output of Ex-MOR gate will be ",". * If A + 13, then the output of Ex-1008 gods will be 'o'

A BCD adden is a cinemit that adds two BCD digits in panallel and quadruss a sum digit which is also in BCD. A BCD adden must include the connection logic in it, internal construction. A block diagram for BCD adder is shown as figure. This adder has two 4 lit BCD inputs and one cowy input. It has a 4 lit sum output and one cowy input. It has a Here the sum is in BCD form.

Block diagram of a BCD adder




* Add two 4 bit BCD numbers using 5this binary addition * If the four-bit sum is equal to


* If the four-lit sum is equal to creles and no correction is meded


* Il the law of the sum is meded

* If the four-lut sum is greater than 9 or if a carry is generated from the Sum, the sum is not in BCD form.



Scanned by TapScanner





Scanned by TapScanner

Then the digit 6 (0110) Should be added to the Sum to produce the BCD nesults. The Carry may be peroduced due to this addition and it is added to next decimal position.

Touth table


Decimal					The same of the sa					
digit	C3	53	52	5,	50	Cout	53	52	5,	50
0		0	0	0	0		0	0	0	0
1		0	0	0	1		0	0	0	1
2		0	0	1	0		0	0	1	0
3		0	0	1	1		0	0	1	1
4		0	1	0	0		0	1	0	0
5		0	1	0	1		0	1	0	1
6		0	1	1	0		0	,	1	0
7		0	1	1	1		0	1	,	1
9		1	0	0	0		1	0	0	0
1-10		-	-0-	0			11_	0	0	1
1 11		1	0	1	, 1		0	0	0	0
1 12		1	1	0	01	1	0	0	0	1
1 13		1	1	0	, 1		0	0	1	0
1 14		1	1	1	01		0	0	1	1
1 1-		,		,	. 1	1	0	1	0	9
1 15 - 1		- ' -			1	1	0	1	0	1
16		0	0	0	0	1	0	1	1 0	0
17	1	0	0	0	1	1	0	1	1	
18	1	0	0	1	0	1	1 6		2	,
19	1	0	0	1	1					
-							1 6	0 0	1	

PARALLEL BINARY ADDER

The Parallel binary adder is a Combinational logic circuit consists of Various full adders in parallel Structure and performs addition Operation of two binary numbers.

The addition of multibit numbers can be accomplished using several full adders.

* The 4-bit adder using full adder circuits is capable of adding two 4-bit numbers resulting




4- bit parallel binary addu

* Inputs to each full adder will be Ai, Bi, Ci

* Outputs will be Si and City Where i'varies

ofton 0 to 3



Scanned by TapScanner

In the fourth stage. Az, Bz and Cz are added sesulting in S3 and C4 which is the output Covery. -x Thus, the circuit results in a Sum (S3 S2 S1 S0) and a carry output (Cout)

Limitations:

3 to seconds

and


the

* Though the parallel binary adder is said to generate its output immediately after the inputs are applied, its speed of operation is limited by the Carry Propagation delay through all stages.

In each full-adder, the carry input has to be generated from the previous full adder which has a inherent Propagation delay (tp).

* The Propagation delay (tp) of a ofell-adder is the time difference between the instant at which the inputs (Ai, Bi and Ci) are applied and the instant at which the Outputs (Si and Ci+1) are generate * Therefore, in a 4-bit binary adder, the output in LSB stage is generated only after to seconds. * Similarly, the output in the second stage will k generated only after atp seconds from the tim the inputs are applied. * The third stage will generate outputs

Scanned by TapScanner




Scanned by TapScanner


LATCHES

In a sequential digital legie circuit, data are stored in mamory devices called flip-flops or latches.

Latches are the simplest hind of separated coincuit have only two states. It is a memory cell / storage cell, which is capable of storing one bit of information, its, lagic 1 or lagic o. In this type of sequential cincuit one bit of information can be lacked or latched. The basic latch consists of two inventors.



The output Q of inventor Gz is connected to the input X2 of G2 and the output Q of G2 is connected to the input X2 of G2.



Scanned by TapScanner

A The output of a Non gate is o if any one of the input on a none of the input of a Non gate is it if book the input and of a Non gate is it if book the input and of a None gate is it if book the appropriate and of the input of a none of the input of t

Fig: NOR Bound 5-R Latch

Trudh Table


(Bal)

1	Tripuls		Out	puls	Antion	
	3	R	Q _{n+1}	Quit	Action	
	0	0	an	Qn	No Change	
l	0		0	1	Roses	
l	1	0)	0	Ses.	
L	1	1	2	?	Forbidden	

Operation

Case 1: 5=0, R=0

* ie., the next state of the latch (Qn+1) is just the present state



CUAU 2: 5=0, 7=1 * You Mon gate -1, one of the imput is ! * Another input is either o or ", the output * The ne fore, the imput correlation 5=0 and R=1 will always resets the fatch to o * Booth the iriputs of NOR gaste-2 are oardo therefore the output Bny = 1 Case 3: S=1, R=0 * This impul condition forces the NOR gase 2 to LOW, ie, ant =0 * This and =0 is one of the imput of NOR gasa-1. Two imputs of NOR gaste-I was o and, there fore the output and =1 * Hence the condition s=1, R=0 will always sets the (gate) latch to 1. Caro 4: S=1, R=1 * Two inputs of NOR gate - + are 1,1 and mey therefore the output any = 0 * Two inputs of NOR gade -2 are 1, 1 and Here, therefore the output any =0 - other is impossible

FILT FLOPS

Alip flop is a device which stones a single bit binary information. The flops are synchronous represented circuits change their states only when clock pales are present. The operation of the basic latch can be modified, by previous on additional control input that desorminas, when the state of the cancelle is to be changed. The latch with the additional control input is called the flore clock or enable input.

Storage elements that operates with signal levels reather than signal transitions are referred to as latches, those latches are controlled by a clock transition are called flip-flops. So, Latches are referred to as level sensitive devices whereas flip flops are referred to as adja sensitive devices.

FAIR FLOR

simple his binary date. The due statue of a flip flop are legio's and layle o'.

The operations of the have latch can be realized, by providing an additional control input that determines, when the state of the carcuit is to be charged. The latch with the additional control imput is called the flip flop. The additional additional control imput is either the clock or enable imput.

Types

on how those input and clock pulsas cause snarrition between two states.

2. S.R Flip flop
2. J-X Flip flop
3. D Flip flop
4. T Flip flop

B H This Thop. IN This Thep sad Passa The Thep thep This & R Ship Ship constants of Ins additional ANY galus at Aka A and & loopets of sh Joleh. Tig 13 lock Diagram of 3-77 The Flop Fig: NOR Based 3-R Flip Flop of whom the clock input is (zono) sow, the output of both the AND gates are Eero) sow * The sue force, the changes in 3 and Ringuts will reak appear the output (Q) of the flep flop

				The same of the sa					
A whom dru clock Ingest becomes might, the									
values at a and I tripule will be parted									
In this audjust of Ann gasas and the intense									
of New Ship Shap will change according in									
The changes in sand & inguite on Jung on									
the clack injul is 1119H.									
* In this way, one can clock the glip glap									
So as do a la serie gray									
Beating store eighen a 1 by applying si,									
R=0 (ie, so t) or a o by applying s=0, R=1 (is, tem)									
at any dime of the property see, her pay ton									
and hold that hit or information									
for any dosinad poriod of time by applying									
a low at the clock imput.									
		,							
Prosont state	Clock Pulso	1030	aripuls	North State	Action				
0	0	0	0	0	No Charge				
1	0	0	0		No change				
0	1	0	0	0	No change				
-		0	0		No change				
0	0	0	1	0	No charge				
	1	0	1	2	Reset				
	,	0	1	0	Reset				
0	0	1	0	0	No change				
	0		0		No change				
0	1	1	0	1	325				
	1		0	1	Sek				
0	0	1	1	0	No change				
1	0	1	1	1	No change				
0	1	1	1	?	Forbidaba				
	1	1	1	?	For bidden				

J-14 4 lip 4 lap

J-H flip flop has a characteristic similar to that of an S-R flip flop. En addition, the indeterminate condition of the S-R flip flop is permitted in it. Inputs J and K behave like inputs 5 and R to set and reset the flip flop respectively. When J=H=1, the flip flop output toggles, ie, switches to its complement state; if a=1, it switches to a=0 and if a=0, it switches to a=1.




Fig: J-H Flip Flop asing S& Latch


TH flip flop can be obtained from the clocked SR flip flop by adding two AND gates. The data input I and the output Q are applied to the first AND gate, and its output (IQ) is applied to the s-input of GR flip flop.

Similarly, the data input K and output Q are

Scanned by TapScanner



2 This Floo 2 This Hap - Islay/ Jana Flip Flop The delay flip flap has only one imput called the Jelayed (D) Iroput and two outputs a and Q. It is constructed from on 3-R flip flop by insending on Inventor between Sand R and anigning the symbol & to the sinput. Basically & flip flip consists of a NAND flip flop with a gatting avonangement on its impuls. Fig: Logic Symbol Fig: JK Flip Flop Using SR HIP FIP Fig: NAND Based JK Flip Flop



Scanned by TapScanner


pulses do shift a bit from the input to


(ii) En Rarallel Shifting


In parallel shifting operation, our the data (input or butput) get shifted simultaneously deviing a rängle clock pulse. Or It is much faster than serial shifting.


* Shift registers oure classified into the following four types based on how binary information is entered or shifted out:


- 1. Serial in Serial out (SISO)
- 2. Serval in Parallel out (SIPO)
- 3. Parallet in sonal-Out (PISO)
- 4. Parallel-in Parallel-out (PIPO)


















@ Universal capabilities both shift - sight whit and * The ment general white sugares * suite sugisters unift sugisters. Must sugulors. * Some white shift negrita mit bidirectional A register that can shift in only one listed below: bufull terminal wand wise have shift sugisters. franched data and white-left capacitities direction be used for Lune - dividelement strift or francie france meersony Load or universal and is realled Laturk

transfer and the or viguet Tures muchanged even though contract to emarte that white iscrial injuit and 43





stable state. displaced but instead passes into a new state of specific output volues amos jobs with drawn. not go lever indo output values donoted by a down. outsido even when the inputs moved to their insective Pers bull Deros richal Marting opini BYABLE AND UNGTABLE GTATES 360600 1 stable state in one was will persist persione The stable A state or condition by which a system will The unstable states have unspecified A stable state in one that will be maintained fores . 110 90.55 A system is in unstable state, when it will 36010 = the oxiginal location; when being stadas in a flow table have undil it in disservation by some House from porter (from the server the input charges.


In Jandanne Siaja ! The same and said "Sed Hornigal Translation of the different franction of the familiary The made mapping and marine of the standard mad that a charge occurs in only mo of a state diagram specifying the Sundannondal rolado Augentinonnos Also verstook do scrupation of the printiblium united and consult entent o shappy that make con with the Tryoute THE PROPERTY OF THE PERSON OF THE PARTY OF T THE PARTY PARTY Whoman In Properties the charge occurry in any THE WHITE HE THE PRINTER STATES


stop 5: Excitation and Own souls - greates one Stop 7: Cincuit Diagram - Draws on Schonotic stop6: Earitotion simplified exposession for the constantion and The sup to to used and abstract assistances and oudput toolo. Stopp of Blade Simple - Arriver Discher proposition Choras adams (K) Thopes I've walley Business and randollar) by other same of many and promises dra implicant diagram. in franchist in the the south in the and Output Map - Options office May no contract of the state of a the waying warming all interest chiam Tracers Charles / fines charge mint and mindered to the spiriters some pulleting breeze or or py wirg H-map.


sourcesidion and in short enough so that pulso made suparistial circuits, the hould for a single pulses. pracadure ampliqued de fundamental Jany enough to course state on the day on & synchrone

















LOGIC FAMILIES


Logic Formily is a collection of different indegrated circuit chips that have similar input, output and internal circuit characteristics but they perform different logic gase functions such as AND, OR, NOT etc.

Logic family may also no for so a set of techniques used to implement logic within very large scale integrated circuits such as contral processors, memories or other complex functions.


- * soma logic familier use Static techniques to minimize design complexity
- * Soma lagic families use clocked dynamic techniques to minimize Size, power consumption and delay
- * Logic families may vary by speed, powers lavels

Classification Logic Familias Bipolar Uni polan Saturated Non Software ted Prous C 19203 MMOS ECL Schotthym DIL TIL PMOS -> P-Channel Metal Oxide Semicenductor NMOS > N-Channel Metal Ocida Semiconductor cmos > Complementary Motal Oride Semiconductor ATI - Rosistor Transistor Logic DTI - Diode Transister Logic TTI -) Transistor Thansistor Logic Logic family in a concuit technology that can be used to create many different types of gotos OR, AND, NOT, NAND.

"HA ALL THE TENENT SAFE BY A 1 1911 19 Applical contint highly uning madelesses on the expense en famonte und mand manden frances des sons states frances as munde hing do heads 14, 34 EA 7197 14091 44984 Louberne Man good + Hyrings y The basis diagrams of 499 166 year conticting 3 december on a gost show the head to place to party c one of logic of, the translights one worked OFF. Harris the witest gas in 4 he my repert 2) without no or all hours somethings are as + Ver Logic al, one knownisses or all would in fully furned on, from by reducting on output Voltago to almost ov. SIL in 1920 iff at the output by at Jught & only when all the inputs are at logic a and one output in lagic o without one or all the impuls ora at lage 1, ley the MOR lage function.



THE FINE WITH - THE PROBLEMENT JOBIE (THE) Transition - Transmitter Lapit to a Lapit farmily pull dans Spalan Januarination samulation. Touristich perform the lasic furnition and the emplifying HUEZ BEET. CHARLEST BEE MADELLE The off Library was a strain multi-constitute transferred for the formatter with several considered as the instant. The manufactor of terrestrate word deputies on the desired fam-in at the sincell. Since a muchand the same of the parties of the same of in months of the land of the land correctioned to the substitute, thereby reduction she cincuis nise and fall firms and hunce interpolito ils more Francisco an az ez and az me wood. The what is salan born the collector of transisting. Early amilian & Be ask who a divide. Therefore spanisher Be and the 4 Me susister and like a First and the ment of the circuit involve



Scanned by TapScanner

EMITTER - COUPLED LOGIC [ECI]

Emission-coupled logic is a high speed integrated circuit bipolar transistor logic family.

ECL is considered as the fostest logic family.

Emission-coupled logic is a current-mode logic [mi] or non-seturated digital logic family, which diminates the turn-off delay of saturated transistors by operating in the active mode.


At present, the ECI family has the fourtest switching speed among the coonmercially available digital ICs. The propagation delay time of a ECI gate is Ins. Also it requires large silicon area and divipates high power.

Ex: ECL OR/NOR Gate

(5,13)

Construction and Working

The basic ECI cincuit can be used as an inventor if the output is taken at Vout: This circuit can be expanded to more than one input by making transistoria, parallel to other transistors for other inputs. By consecting one more transistor a in parallel with 61, the circuit becomes a two-input ECI OR/NOR gate with inputs A and B.



Scanned by TapScanner

COMPLEMENTARY METAL OXIDE SEMICONSOLORE LOYIC (CMOS)

A concuit that was complementary point of p-channal and n-channal masters is called cross family.


g metal exide seminonductor field effect transister fabrication process that was complementary and symmetrical pairs of p-type and n-type master for logic functions.

CMOS NAND Galo

A two input NAME gate which consists of two p-type arises in series. Transistin Q and Q form one complementary connection and Q and Q form another complementary connection.

If both inputs one HIGH, both p-channel translations town OFF and both n-channel translations town ONN. The ordinal has a law impedance to ground and produces a law state.

Francists in termed OFF and the americated p-channel



Enansister is surred ON. The output is coupled to You and goes to the HIGH state. This functions as a logic NAND gata.

PROGRAMMABLE LOGIC ARRAY [PLA]

Programmable Logic Array is a type of final anchitecture logic devices with programmable Any gates followed by programmable OR gates. The PLA is used to implement a complex combinational circuit.

In VISE daign, PLAS are used because the arms required by the regular AND and OR arms is less offen the area required by randomly interconnected gates. Several PLAS include starage character such as flipfing on the silican chip, so that they can be used for separated applications.

PLA is similar to a Form in consept except that it does not provide full decading of the variables and does not generate all the minteriors as in the Form. Thus, in a PLA, the decolor is sepleced by a group of AND getter, each of which can be programmed to produce a product

The AND and OR gates inside the PLA are initially fabricated with fuse among them. The specific backers functions are implemented in sum-of-products (SP) form by Howing appropriate fuses and leaving the desired connections. It is similar to the representations.

(AND) somme of the imput variables.

of Rome,

PROOFRA MARABLE ARRAY LOGIC [PAI]

Programmable away logic is a type of fixed architecture logic do vices with programmable AND gates followed by fixed OR gates. Because only the AND gates are programmable, the PAL is casion to program, but is not as florible as the PLA. The PAL has the same AND and OR arrays.

In PAL, the inputs to the AND gates are
programmable, while the inputs to the OR gates are
hard wired. Every AND gate in a PAL can be programmed to generate any desired product of the
input variables and their complements. Each OR
gate is hard-wired to only selected AND gate outputs.

Ex: 4-Enputs and 4-outputs PAI

the fusible links and Xs on the output side of AND gades represent the fusible links and Xs on the output side of AND gade are fixed connections. This limits each output function to Sum of four product terms, it cannot be implemented with this PAL, one having more or input would have to be used. If fewer than four product terms are required, the unneeded is can be made zoro.

Read only Memory (ROM)

* A read only memory (ROM) is a semiconductor memory device used to store the information permanently. It performs only read operation and does not have a write capability.

* A ROM is programmed for a particular purpose for manufacturing process e user cannot after its function.

* The ROM is a combinational logic circuit. It includes both the decoder and or gates within Single Includes both the decoder and or gates within Single.

*The Rom is used to implement complex combinational circuits within one Il package or as permenant storage package for binary information


Types:

* PROM

* EP ROM

* EEPROM

* EAPROM



Scanned by TapScanner

PROM (Programmable 2011)

Possible applications of som, programmable some considerable and introduced. The proof on to programmable electroically by the user but cannot be corprogrammable appropriate a programmable appropriate of clusterable equipment such as washing mechanis and electron oners.

technologies Proms have abit or stit entered words
formats with capacities marging in some of escopolitic

Fush technology used in prom. The fuse links
are placed between the emitter of each cell's transactor
and its solumn line

(i) metal links

(11) silicon Links


(11) P-n junctions

*The above fuse technologies me ineversible
The following Mos technologies used for the
babsication of programmable memories

(i) FAMOS ROM


(ii) MAOS PROM

*I(74186 ii a TTL LSI F12-bit PROM. It is organized as 64 words of 8 bit each



Scanned by TapScanner

Fraight Thogrammable 1000 (EUDON) 4 A 1901 degle that inn to march and metingerines ill called bracable 140011 . It was an away by a charge enhantement type projects with an injulated again Muulus # An additional floating gate is formed within In Alleton dianide (1001) Layer * The floating gate is left uncornected while the normal control gate is connected to the secons decoder output of EPROFA * The initial values of unprogrammed EPPSM with may be all or or all 19 of To purgiam a different data, all alls in the expense must be exased This is done by illuminating the cells by a strong ultraviolet light having a wavelength. # The IC 2764 is a 8 kB or 65536 - bit EPROM ONGARUSS as 8192 words of 8 bits each It has 13 address lines and 8 data lines. Disadvantages of EPROM: * Changes in the selected memory locations cannot be made in reprogramming. * The purcen of suprogramming cannot takes place with the I'l in the circuit This provers takes about half an howe



Scanned by TapScanner

Electrically Erasable Programmable ROM (EEPROM)

*Another type of eneplogrammable Rom device is
EEPROM, which is also known as bleetswically
Alterable Programmable Rom.

* The EEPROM overcomes the disadvantages of EPROM.

* EEPROM can be exased and programmed by the application of controlled electric pulses to the It in the circuit a thereby changes can be made in selected memory locations.

* EEPROM is non-volatile like EPROM but does not require ultraviolet light to be erased.

LEEPROM is a sugged low power semiconductor device and it occupies less space.

* It has the advantages of program fleribility.

small size and semiconductor memory suggedness.

* The sequirement of low power supports fields

programming in partable devices for communication

enroding, data formatting and conversion and

program storage

* With, EEPROM the programs can be altered sumotely.

Possibly by telephone.

Electronically Alterable Programmable ROM (EAP ROM)

* EAPROM stands for electoronically Alterable Programmable Read-only Memony.

It is a type of PROM whose contents can be changed.

* It acts as a non-volatile stange device and ets individual bets can be ne-programmed during the course of system operation

* Computer auonymis. Memory Memory Leinis, Harage device.

is the main difference between EEPFON and EAPFON is crossed by electric signals, the EAPFON is crossed by electronically.

A form of PROM in which the contents of selected memory locations can be changed by applying suitable electric signals, as in case of EAFOH.